Functional verification has become an important aspect of the chip design process. Significant resources, both in industry and academia, are devoted to the design complexity and verification endeavors. SAT-Based Scalable Formal Verification Solutions discusses in...
Editeur : Springer
Parution : 2007-05-26
Collection : Integrated Circuits and Systems
Format(s) : PDF
102,09

Téléchargement immédiat
Dès validation de votre commande